




## 2.5D? 3D? What?

Overview of 3D Integrated Circuit Packaging and Test Challenges

Ira Feldman  
November 11, 2010

# Outline


- ▶ Why 2.5D & 3D ICs?
- ▶ Building stacks
  - ▶ TSV Processes
  - ▶ 2.5D & 3D stacks
  - ▶ Process & Test Flows
- ▶ Wafer Probe Solutions
- ▶ Key Organizations & Activities
- ▶ Future?





# BUFFALO BILL'S WILD WEST


AND CONGRESS OF ROUGH RIDERS OF THE WORLD.



**Disclaimer – This is the “new frontier” and things will change...**



# Package Proliferation





Very low power & high density (small volume)







15x performance  
90% less space  
70% less power per bit\*

\* Micron – Hybrid Memory Cube

# Outline

---

- ▶ Why 2.5D & 3D ICs?
- ▶ Building stacks
  - ▶ TSV Processes
  - ▶ 2.5D & 3D stacks
  - ▶ Process & Test Flows
- ▶ Wafer Probe Solutions
- ▶ Key Organizations & Activities
- ▶ Future?



# “Stacking 1.0”

**Wire Bonding**

**Sixteen 32Gb  
NAND Chips**

500μm

Toshiba's 64 GB Embedded NAND Flash Module  
December 2009


# TSV Processing

## 3D TSV via integration MAIN scenarios






# 3D integration process options using TSV

## ◆ TSV process flow



## ◆ TSV interconnect methods

	(1) C2C: chip-to-chip	(2) C2W: chip-to-wafer	(3) W2W: wafer-to-wafer
			
Pros	Flexible Use of KGD	Flexible Use of KGD	High throughput
Cons	Handling, Bonding	Handling, Bonding	Same chip size, Yield

“Panel Discussion: Advanced Packaging and 3D Technologies”, Kenichi Osada, Hitachi,  
16<sup>th</sup> Asia and South Pacific Design Automation Conference (ASP-DAC) 2011



# 1. Introduction to TSV-Based 2.5D- and 3D-SICs


## Die Stacking

### Endless Stacking Opportunities


“Whatever your children can make using Lego bricks”




- **3D-SIC**



- **2½D-SIC**




- $2\frac{1}{2}D + 3D = \underline{5\frac{1}{2}D-SIC}$



“Wafer Probing on Fine-Pitch Micro-Bumps for 2.5D- and 3D-SICs”, Erik Jan Marinissen (IMEC), Peter Hanaway (Cascade Microtech), et. al.


# Hybrid Memory Cube - Micron



Justin Rattner (Intel CTO) Keynote @ IDF 2011

# Process Flow & Test Coverage


## TODAY





# Known Good Die - Flow & Test Coverage


## TODAY



At full speed

\* Predominant path to KGD is via wafer based testing. There are some solutions for die based socket testing such as Aehr Test's DiePak.

# Stacked Die – KGD (singulated)




At full speed???

# Stacked Die – NKBD (wafers)

Wafers or reconstituted wafers of Not Known Bad Die:


- Thinned
- Partial to full speed tested





# Stacked Die – Sub Stacks (wafers)


---



# Reference Product / Structure / Flow




Reference product:  
Mobile wide I/O DRAM on logic




Koopa Kipke - SPIRCON Taiwan 2010 - Taipei, Taiwan

Reference flow candidate




Reference structure



“3D TSV Program Overview – Presented to GSA Oct 20, 2011” Sitaram Arkalgud, SEMATECH

# Scan Testing

- ▶ Provide access and control to cores at all test steps
  - ▶ If proper infrastructure (P1838) & connectivity is present
- ▶ Does not replace full access to all “pads” for KGD.




# Outline

---

- ▶ Why 2.5D & 3D ICs?
- ▶ Building stacks
  - ▶ TSV Processes
  - ▶ 2.5D & 3D stacks
  - ▶ Process & Test Flows
- ▶ Wafer Probe Solutions
- ▶ Key Organizations & Activities
- ▶ Future?




# Mobile DRAM predecessor to Wide I/O




Al pads (muxed) to test with existing probe technology

> 1000 micro-bumps  
50  $\mu$ m pitch array





SEM image of microbumps



"A 1.2V 12.8GB/s 2Gb Mobile Wide-I/O DRAM with 4 $\times$ 128 I/Os Using TSV-Based Stacking" Jung-Sik Kim, et.al., Samsung Electronics, ISSCC 2011


# Electroplated Micro-Bump Bonding

- Cylindrical bumps  
Side1: Cu (5  $\mu\text{m}$ )  
Side2: CuSn (5  $\mu\text{m}$  + 3.5  $\mu\text{m}$ )
- Size (today)  
Diameter : 25  $\mu\text{m}$   
Pitch : 40  $\mu\text{m}$   
Scaling down...



Courtesy of Cascade Microtech & IMEC

# FormFactor: NanoPierce Contact






# Touchdown Technologies: Metal MEMS Probes

“A Low-Force MEMS Probe Solution For Fine-Pitch 3D-SiC Wafer Test”, Matthew W. Losey, et. al., 3D Test Workshop 2011


Probe beam:  $\sim 10\ \mu\text{m}\ \text{W} \times 80\ \mu\text{m}\ \text{L}$

100  $\mu\text{m}$

# Cascade Microtech: Lithographically Printed




XYZ/K  
Force/ $K^2$



Silicon Valley Test Workshop 2011

Fully-routed 6 x 50 array at 40 x 50  $\mu\text{m}$  pitch  
New space transformer technology

“Probing Strategies for Through-Silicon Stacking”,  
Eric Strid, et. al, 3D Test Workshop 2011






# Outline

---

- ▶ Why 2.5D & 3D ICs?
- ▶ Building stacks
  - ▶ TSV Processes
  - ▶ 2.5D & 3D stacks
  - ▶ Process & Test Flows
- ▶ Wafer Probe Solutions
- ▶ Key Organizations & Activities
- ▶ Future?

# Developing Eco-system Standards and Clusters



# Organizations & Programs

---

- ▶ IEEE P1838 - Standard for Test Access Architecture for Three-Dimensional Stacked Integrated Circuits  
[standards.ieee.org/develop/project/1838.html](http://standards.ieee.org/develop/project/1838.html)
- ▶ Semi [wiki.sematech.org/3D-Standards](http://wiki.sematech.org/3D-Standards)
- ▶ Sematech – 3D Program [www.sematech.org/research/3D](http://www.sematech.org/research/3D)
  - ▶ Unit Process, Module Development, Enablement Center
- ▶ Global Semiconductor Alliance – 3D-IC Working Group  
[www.gsaglobal.org/3dic](http://www.gsaglobal.org/3dic)
- ▶ JEDEC – Wide I/O [www.jedec.org](http://www.jedec.org)
- ▶ IMEC [www2.imec.be](http://www2.imec.be)
- ▶ Industrial Technology Research Institute (ITRI) [www.itri.org.tw](http://www.itri.org.tw)
- ▶ A\*Star Institute of Microelectronics [www.ime.a-star.edu.sg](http://www.ime.a-star.edu.sg)

# Recent Conferences

---

- ▶ GSA Memory Conference (Mar '11)  
[www.gsaglobal.org/events/2011/0331/program.aspx](http://www.gsaglobal.org/events/2011/0331/program.aspx)
- ▶ IEEE Semiconductor Wafer Test Workshop (June '11 & '12)  
[www.swtest.org](http://www.swtest.org)
- ▶ ATE Vision 2020 (w/Semicon West – Jul '11)  
[www.atevision.com](http://www.atevision.com)
- ▶ Semicon Taiwan – SiP Global Summit 2011 (Sep '11)
  - ▶ 3D IC Test Forum [semicontaiwan.org/en/node/1566](http://semicontaiwan.org/en/node/1566)
  - ▶ 3D IC Technology Forum [semicontaiwan.org/en/node/1571](http://semicontaiwan.org/en/node/1571)
- ▶ IEEE International Workshop on Testing Three-Dimensional Stacked Integrated Circuits (w/ITC – Sep '11 / Nov '12)  
[3dtest.tttc-events.org](http://3dtest.tttc-events.org)
- ▶ MEPTEC 2.5D, 3D and Beyond – Bringing 3D Integration to the Packaging Mainstream (Nov 9, 11) [www.meptec.org](http://www.meptec.org)
- ▶ MEPTEC-Semi KGD in an Era of Multi-Die Packaging and 3D Integration (Nov 10, 11) [www.meptec.org](http://www.meptec.org)



# Outline

---

- ▶ Why 2.5D & 3D ICs?
- ▶ Building stacks
  - ▶ TSV Processes
  - ▶ 2.5D & 3D stacks
  - ▶ Process & Test Flows
- ▶ Wafer Probe Solutions
- ▶ Key Organizations & Activities
- ▶ Future?

# TBD - To Be Determined


---

- ▶ Yield
- ▶ Preferred Via Process
- ▶ Singulate dies before or after stacking
- ▶ Wafer probe and handling of die stacks on wafer or singulated stacks
- ▶ Business models – who is responsible for what



# Future

---



Profits or Costs?

- ▶ Hard work – getting it to work!
- ▶ Increased test complexity earlier in process
- ▶ Shrinks – especially micro-bumps and pitch

# Thank You!

---

Ira Feldman  
[ira@feldmanengineering.com](mailto:ira@feldmanengineering.com)

Visit my blog  
[www.hightechbizdev.com](http://www.hightechbizdev.com)  
for additional resources.



# Other References & Resources

---

- ▶ Hybrid Memory Cube Consortium [www.hybridmemorycube.org](http://www.hybridmemorycube.org)
- ▶ 3D-IC Alliance [www.3d-ic.org](http://www.3d-ic.org) (event & blogs/paper listing)
- ▶ Discussion groups / 3D news:
  - ▶ [www.3dincites.com](http://www.3dincites.com)
  - ▶ [www.3d-ics.com](http://www.3d-ics.com)
  - ▶ 3D-IC group on [www.linkedin.com](http://www.linkedin.com)